



<div>PNS SCHOOL OF ENGG. &amp; TECH., MARSHAGHAI</div> <div>DEPARTMENT OF COMPUTER SCIENCE &amp; ENGINEERING</div> <div>LESSON PLAN</div>		
<div>BRANCH :</div> <div>COMP. SC. &amp; ENGINEERING</div>	<div>SEMESTER :</div> <div>3<sup>RD</sup></div>	<div>NAME OF THE TEACHING FACULTY :</div> <div>MR. ADITYA NARAYAN JENA</div>
<div>SUBJECT :</div> <div>DIGITAL ELECTRONICS</div>	<div>NO. OF DAYS PER WEEK CLASS ALLOTTED :</div> <div>05</div>	<div>SEMESTER FROM DATE: 01.07.2024 TO 08.11.2024</div>
WEEK	CLASSDAY	THEORY TOPICS
1 <sup>ST</sup>	1 <sup>st</sup>	<div>1.BASICS OF DIGITAL ELECTRONICS</div> <div>NUMBER SYSTEM-BINARY, OCTAL, DECIMAL, HEXADECIMAL NUMBER SYSTEM</div>
	2 <sup>nd</sup>	CONVERSION OF BINARY/OCTAL/HEXADECIMAL NUMBER SYSTEM INTO DECIMAL NUMBER SYSTEM
	3 <sup>rd</sup>	CONVERSION OF DECIMAL NUMBER SYSTEM INTO BINARY/OCTAL/HEXADECIMAL NUMBER SYSTEM
	4 <sup>th</sup>	CONVERSION OF BINARY TO OCTAL, OCTAL TO BINARY, BINARY TO HEXADECIMAL,HEXADECIMAL NUMBER SYSTEM INTO BINARY NUMBER SYSTEM OCTAL TO HEXADECIMAL, HEXADECIMAL TO OCTAL NUMBER SYSTE
	5 <sup>th</sup>	BINARY ARITHMATIC (ADDITION,SUBTRACTION,MULTIPLICATION,DIVISION)
2 <sup>ND</sup>	1 <sup>st</sup>	1'S COMPLEMENT,2'S COMPLEMENT AND SUBTRACTION OF BINARY NUMBER USING COMPLEMENT METHOD
	2 <sup>nd</sup>	BINARY CODES(BCD,XS-3,GRAY CODE)
	3 <sup>rd</sup>	LOGIC GATES(AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR)- SYMBOL,EXPRESSION, TRUTH TABLE AND TIMING DIAGRAM
	4 <sup>th</sup>	UNIVERSAL GATES AND ITS REALIZATION (USING NAND GATES )
	5 <sup>th</sup>	UNIVERSAL GATES AND ITS REALIZATION (USING NOR GATES).
3 <sup>RD</sup>	1 <sup>st</sup>	BOOLEAN ALGEBRA, BOOLEAN EXPRESSIONS, DEMORGAN’S THEOREM
	2 <sup>nd</sup>	SOP,STANDARD SOP,MIN TERM
	3 <sup>rd</sup>	POS,STANDARD POS,MAX TERM
	4 <sup>th</sup>	2-VARIABLE,3-VARIABLE,4-VARIABLE K-MAP
	5 <sup>th</sup>	SIMPLIFICATION OF SOP AND POS EXPRESSION USING K-MAP
4 <sup>TH</sup>	1 <sup>st</sup>	DON’T CARE CONDITIONS
	2 <sup>nd</sup>	<div>2.COMBINATIONAL LOGIC CIRCUITS</div> <div>CONCEPT OF CLC, HALF ADDER WORKING AND LOGIC DIAGRAM</div>
	3 <sup>rd</sup>	FULL ADDER WORKING,TRUTH TABLE,LOGIC DIAGRAM
	4 <sup>th</sup>	HALF SUBTRACTOR,FULL SUBTRACTOR WORKING,TRUTH TABLE,LOGIC DIAGRAM

	5 <sup>th</sup>	SERIAL AND PARALLEL BINARY 4-BIT ADDER WORKING
5 <sup>TH</sup>	1 <sup>st</sup>	REVISION
	2 <sup>nd</sup>	DECODER,ENCODER
	3 <sup>rd</sup>	4:1 MUX,1:4 DMUX WORKING,LOGIC DIAGRAM
	4 <sup>th</sup>	2-BIT COMPARATOR,3-BIT COMPARATOR WORKING
	5 <sup>th</sup>	SEVEN SEGMENT DECODER(CONCEPT,LOGIC CIRCUIT,TRUTH TABLE,APPLICATION)
6 <sup>TH</sup>	1 <sup>st</sup>	<b>3.SEQUENTIAL LOGIC CIRCUITS</b>  SLC,TYPES OF SLC,DIFFERENCE BETWEEN CLC AND SLC,CONCEPT OF CLOCK AND TRIGGERING
	2 <sup>nd</sup>	NOR BASED SR-FF AND NAND-BASED SR-FF WORKING
	3 <sup>rd</sup>	CLOCKED SR FLIP-FLOP,D-FF WORKING
	4 <sup>th</sup>	CLOCKED JK FLIP-FLOP WORKING,CLOCKED T-FF
	5 <sup>th</sup>	RACE AROUND CONDITION,MASTER-SLAVE JK-FF WORKING,APPLICATION OF FLIP-FLOPS
7 <sup>TH</sup>	1 <sup>st</sup>	<b>4.REGISTERS, MEMORIES &amp; PLD</b>  SHIFT REGISTERS-SERIAL-IN SERIAL-OUT(SIPO) WORKING
	2 <sup>nd</sup>	SERIAL-IN PARALLEL-OUT(SIPO)
	3 <sup>rd</sup>	REVISION
	4 <sup>th</sup>	PARALLEL-IN SERIAL-OUT (PIPO) WORKING
	5 <sup>th</sup>	PARALLEL-IN PARALLEL-OUT (PIPO) WORKING
8 <sup>TH</sup>	1 <sup>st</sup>	UNIVERSAL SHIFT REGISTER AND ITS APPLICATION.
	2 <sup>nd</sup>	DEFINE COUNTER, TYPES OF COUNTER AND ITS APPLICATIONS.
	3 <sup>rd</sup>	4-BIT RIPPLE COUNTER WORKING,TIMING DIAGRAM
	4 <sup>th</sup>	BINARY COUNTER WORKING
	5 <sup>th</sup>	DECADE COUNTER WORKING
9 <sup>TH</sup>	1 <sup>st</sup>	REVISION
	2 <sup>nd</sup>	SYNCHRONOUS COUNTER WORKING
	3 <sup>rd</sup>	RING COUNTER WORKING
	4 <sup>th</sup>	CONCEPT OF MEMORIES,TYPES
	5 <sup>th</sup>	RAM,STATIC RAM, DYNAMIC RAM
10 <sup>TH</sup>	1 <sup>st</sup>	ROM,ITS TYPES
	2 <sup>nd</sup>	BASIC CONCEPT OF PLD, APPLICATION PLD

	3 <sup>rd</sup>	<b>5.A/D AND D/A CONVERTERS</b>  NECESSITY OF A/D AND D/A CONVERTER
	4 <sup>th</sup>	D/A CONVERSION USING WEIGHTED RESISTORS METHOD
	5 <sup>th</sup>	D/A CONVERSION USING R-2R LADDER (WEIGHTED RESISTORS) NETWORK
11 <sup>TH</sup>	1 <sup>st</sup>	A/D CONVERSION USING COUNTER METHOD
	2 <sup>nd</sup>	A/D CONVERSION USING SUCCESSIVE APPROXIMATE METHOD
	3 <sup>rd</sup>	VARIOUS LOGIC FAMILIES & TYPES ACCORDING TO THE IC FABRICATION PROCESS
	4 <sup>th</sup>	CHARACTERISTICS OF DIGITAL ICS-PROPAGATION DELAY, FAN- OUT, FAN-IN
	5 <sup>th</sup>	POWER DISSIPATION, NOISE MARGIN, POWER SUPPLY REQUIREMENT, AND SPEED WITH REFERENCE TO LOGIC FAMILIES
12 <sup>TH</sup>	1 <sup>st</sup>	FEATURES, CIRCUIT OPERATION;APPLICATIONS OF TTL (NAND)
	2 <sup>nd</sup>	FEATURES, CIRCUIT OPERATION; APPLICATIONS OF CMOS (NAND)
	3 <sup>rd</sup>	FEATURES, CIRCUIT OPERATION; APPLICATIONS OF CMOS (NOR)
	4 <sup>th</sup>	REVISION
	5 <sup>th</sup>	REVISION



SIGNATURE OF H.O.D



SIGNATURE OF LECTURER