

<div>PNS SCHOOL OF ENGG. & TECH., MARSHAGHAI</div> <div>DEPARTMENT OF ELECTRONICS & TELECOMMUNICATION ENGINEERING</div> <div>LESSON PLAN</div>		
<div>BRANCH :</div> <div>ETC ENGINEERING</div>	<div>SEMESTER :</div> <div>5TH</div>	<div>NAME OF THE TEACHING FACULTY :</div> <div>MR. ADITYA NARAYAN JENA</div>
<div>SUBJECT :</div> <div>VLSI & EMBEDDED SYSTEM</div>	<div>NO. OF DAYS PER WEEK CLASS ALLOTTED :</div> <div>05</div>	<div>SEMESTER FROM DATE: 01.07.2024 TO 08.11.2024</div>
WEEK	CLASSDAY	THEORY TOPICS
1 ST	1 st	<div>1.INTRODUCTION TO VLSI AND MOS TRANSISTOR</div> <div>HISTORICAL PERSPECTIVE-INTRODUCTION,CLASSIFICATION OF CMOS DIGITAL</div>
	2 nd	INTRODUCTION TO MOS TRANSISTOR AND BASIC OPERATION OF MOSFET
	3 rd	STRUCTURE AND OPERATION OF NMOS ENHANCEMENT TYPE MOSFET
	4 th	STRUCTURE AND OPERATION OF CMO
	5 th	MOSFET VI CHARACTERSTICS
2 ND	1 st	WORKING OF MOSFET CAPACITANCES
	2 nd	MODELLING OF MOS TRANSISTORS,CONCEPT OF SPICE LEVEL-1 MODELS,LEVEL-2 MODELS,LEVEL-3 MODEL
	3 rd	DESIGN FLOW CIRCUIT PROCEDURES
	4 th	VLSI DESIGN FLOW
	5 th	Y-CHART
3 RD	1 st	DESIGN HIERARCHY
	2 nd	VLSI DESIGN STYLES-FPGA,GATE ARRAY DESIGN
	3 rd	STANDARD CELL BASED DESIGN STYLE,FULL CUSTOM DESIGN STYLE
	4 th	<div>2.FABRICATION OF MOSFET</div> <div>SIMPLIFIED PROCESS SEQUENCE FOR FABRICATION</div>
	5 th	BASIC STEPS IN FABRICATION PROCESS FLOW
4 TH	1 st	FABRICATION PROCESS OF NMOS TRANSISTOR
	2 nd	FABRICATION PROCESS OF NMOS TRANSISTOR
	3 rd	CMOS N-WELL FABRICATION PROCESS FLOW
	4 th	CMOS N-WELL FABRICATION PROCESS FLOW
	5 th	MOS FABRICATION PROCESS BY N-WELL ON P-SUBTRATE
5 TH	1 st	REVISION
	2 nd	CMOS FABRICATION PROCESS BY P-WELL ON N-SUBTRATE
	3 rd	LAYOUT DESIGN RULES

	4 th	STICK DIAGRAMS OF CMOS INVERTER
	5 th	3.MOS INVERTER BASIC NMOS INVERTERS
6 TH	1 st	WORKING OF RESISTIVE-LOAD INVERTER
	2 nd	INVERTER WITH N-TYPE MOSFET LOAD-ENHANCEMENT LOAD
	3 rd	DEPLETION NMOS INVERTER
	4 th	CIRCUIT OPERATION OF CMOS INVERTER
	5 th	CHARACTERSTICS AND INTERCONNECT EFFECTS OF CMOS INVERTER,DELAY TIME DEFINATIONS
7 TH	1 st	CMOS INVERTER DESIGN WITH DELAY CONSTRAINTS-TWO SAMPLE MASK LAY OUT FOR P-TYPE SUBTRATE
	2 nd	4.STATIC COMBINATIONAL,S EQUEENTIAL,DYANA MICS LOGIC CIRCUITS AND MEMORIES DEFINE STATIC COMBINATIONAL LOGIC,WORKING OF STATIC CMOS LOGIC CIRCUITS(TWO-INPUT NAND GATE)
	3 rd	CMOS LOGIC CIRCUITS(NAND2 GATE)
	4 th	CMOS TRANSMISSION GATES(PASS GATE)
	5 th	BASICS OF COMPLEX LOGIC CIRCUITS,CLASSIFICATION OF LOGIC CIRCUITS BASED ON THEIR TEMPORAL BEHAVIOUR
8 TH	1 st	SR FLIP LATCH CIRCUIT,CLOCKED SR LATCH WORKING
	2 nd	CMOS D LATCH OPERATION
	3 rd	INTRODUCTION TO MICROPROCESSOR AND
	4 th	BASIC PRINCIPLES OF DYANAMIC PASS TRANSISTOR CIRCUITS;DYNAMIC RAM,SRAM
	5 th	OPERATION OF FLASH MEMORY
9 TH	1 st	REVISION
	2 nd	5.SYSTEM DESIGN METHOD AND SYNTHESIS DESIGN LANGUAGE(SPL AND HDL) AND EDA TOOLS
	3 rd	VHDL AND PACKAGE XLINX
	4 th	DESIGN STRATEGIES AND CONCEPT OF FPGA WITH STANDARD CELL BASED DESIGN
	5 th	VHDL FOR DESIGN SYNTHESIS USING CPLD OR FPGA
10 TH	1 st	BASIC IDEA OF RASPBERRY PI
	2 nd	6.INTRODUCTION TO EMBEDDED SYSTEMS OVERVIEW OF EMBEDDED SYSTEMS,LIST OF EMBEDDED SYSTEMS
	3 rd	CHARACTERSTICS OF EMBEDDED SYSTEMS

	4 th	DIGIAL CAMERA-COMPONENTS AND OPERATION
	5 th	EMBEDDED SYSTEM TECHNOLOGIES-TECHNOLOGY FOR EMBEDDED SYSTEMS
11 TH	1 st	PROCESSOR TECHNOLOGY,IC TECHNOLOGY
	2 nd	DESIGN TECHNOLOGY-PROCESSOR TECHNOLOGY
	3 rd	GENERAL PURPOSE PROCESSORS-SOFTWARE
	4 th	BASIC ARCHITECTURE OF SINGLE PURPOSE PROCESSORS-HARDWARE
	5 th	APPLICATION-SPECIFIC PROCESSORS,MICROCONTROLLERS,DIGITAL SIGNAL PROCESSORS(DSP)
12 TH	1 st	IC TECHNOLOGY-FULL CUSTOM/VLSI
	2 nd	SEMI CUSTOM ASIC(GATE ARRAY AND STANDARD CELL)
	3 rd	OPERATION OF PROGRAMMABLE LOGIC DEVICE(PLD)
	4 th	BASIC IDEA OF ARDUINO MICROCONTROLLER
	5 th	REVISION

Amarendra Saha

SIGNATURE OF H.O.D

Aditya Narayan Jena

SIGNATURE OF LECTURER