PNS School of Engg. & Tech, Marshaghai, Kendrapara LESSON PLAN Session (2024-2025)

| Session (2024-2025) | | | | |
|---|-----------------|---|--|--|
| Discipline: Computer Science & Engineering | | Semester- | Name of the faculty: Jayashree Bishoi | |
| Subject: COMPUTER SYSTEM ARCHITECTURE(Th-1) | | No. of Days/week: 04 | Start Date: 01/07/2024 End Date: 08/11/2024 | |
| Week Class Day | | | Theory Topics | |
| ıst | 1st | 1.Basic structure of computer hardware | | |
| | ₂ nd | Basic Structure of computer hardware Introduction | | |
| | 3rd | Functional Units | | |
| | 4th | Computer components | | |
| | 1st | Memory addressing & Operations | | |
| 2nd | $_2$ nd | Doubt clearing class & Question Answer Discussion | | |
| 2110 | 3rd | 2.Instructions & instruction Sequencing | | |
| | ₄ th | Fundamentals to instructions | | |
| | 1st | Operands | | |
| 3rd | ₂ nd | OpCodes | | |
| | 3rd | Instruction formats | | |
| | ₄ th | Addressing Modes | | |
| 4th | 1st | 3.Processor System | | |
| | ₂ nd | Register Files | | |
| | 3rd | Complete instruction execution | | |
| | ₄ th | Fetch,Decode,Execution | | |
| 5th | ₁ st | Hardware controled Unit | | |
| | ₂ nd | Micro program controled Unit | | |
| | 3rd | Doubt clearing class | | |
| | ₄ th | 4.Memory System | | |
| 6th | 1st | Memory characteristics | | |
| | 2nd | Memory hierarchy | | |
| | 3rd | RAM and ROM organization | | |
| | ₄ th | Interleaved Memory | | |
| | 1st | Cache memor | у | |

| 7th | ₂ nd | Virtual memory | |
|------|-----------------|------------------------------------|--|
| | 3rd | Doubt clearing class | |
| | ₄ th | 5.Input – Output System | |
| 8th | ₁ st | Input Output Interface | |
| | ₂ nd | Modes of Data Transfer | |
| | 3rd | Programmed I/O Transfer | |
| | ₄ th | Interrupt driven I/O | |
| 9th | ₁ st | DMA | |
| | ₂ nd | I/O Processor | |
| | 3rd | Revision | |
| | ₄ th | 6.I/O Interface & Bus architecture | |
| 10th | ₁ st | Bus and System Bus | |
| | ₂ nd | Types of System Bus | |
| 1001 | 3rd | Data, Address, Control | |
| | ₄ th | Bus Structure | |
| 11th | ₁ st | Basic Parameters of Bus design | |
| | ₂ nd | SCSI,USB | |
| | 3rd | 7.Parallel Processing | |
| | ₄ th | Linear Pipeline | |
| 12th | ₁ st | Multiprocessor | |
| | ₂ nd | Flynn"s Classification | |
| | 3rd | Revision | |
| | ₄ th | Previous year question Disscution | |

Jayarhnee Birshei

SIGNATURE OF LECTURER

Biswaranjan Swain

SIGNATURE OF H.O.D